1
 2
 3
 4
 5
 6
 7
 8
 9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40

use int::Int;

/// Clears all bits below the least significant zero of `x` and sets all other
/// bits.
///
/// If the least significant bit of `x` is 0, it sets all bits.
///
/// # Assembly Instructions
///
/// - [`T1MSKC`](http://support.amd.com/TechDocs/24594.pdf):
///   - Description: Inverse mask from trailing ones
///   - Architecture: x86.
///   - Instruction set: TBM.
///   - Registers: 32/64 bit.
///
/// # Example
///
/// ```
/// use bitintr::x86::tbm::*;
///
/// assert_eq!(t1mskc(0b0101_0111u8), 0b1111_1000u8);
/// assert_eq!(0b0101_0110u8.t1mskc(), 0b1111_1111u8);
/// ```
#[inline]
pub fn t1mskc<T: Int>(x: T) -> T {
    !x | (x.wrapping_add(T::one()))
}

/// Method version of [`t1mskc`](fn.t1mskc.html).
pub trait T1MSKC {
    #[inline]
    fn t1mskc(self) -> Self;
}

impl<T: Int> T1MSKC for T {
    #[inline]
    fn t1mskc(self) -> T {
        t1mskc(self)
    }
}